

WITIO-PCIe192 STANDARD

EDP-Nr.: A-864600

192 Inputs/Outputs

wasco[®]

user's guide

Copyright® 2018 by Messcomp Datentechnik GmbH

This documentation is copyright by Messcomp Datentechnik GmbH. All rights are reserved.

Messcomp Datentechnik GmbH reserves the right to modify the products described in this manual at any time and without preannouncement.

No parts of this manual are allowed to be reproduced, copied, translated or transmitted in any way without a prior written consent of Messcomp Datentechnik GmbH.

Registered Trademarks

BASIC is a registered trademark of Dartmouth College.

Windows is a registered trademark of Microsoft.

wasco® is registered trademark.

Disclaimer

The company Messcomp Datentechnik GmbH assumes no liability for the use of the interface card WITIO-PCIe192_{STANDARD} and this documentation, neither for direct nor indirect damages.

Table of Contents

| | |
|--|----|
| 1. Description | 5 |
| 2. Installation of the WITIO-PCIe192^{STANDARD} | 6 |
| 2.1 Installation of the card into your system | 6 |
| 3. Connectors | 7 |
| 3.1 Position of the connectors on the board | 7 |
| 3.2 Pin assignment of CN1 | 8 |
| 3.3 Pin assignment of CN2 | 9 |
| 3.4 Pin assignment of CN3 | 10 |
| 4. System Components | 11 |
| 4.1 Block diagram | 11 |
| 4.2 Access to the system components | 12 |
| 5. 192 Digital Inputs / Outputs | 13 |
| 5.1 Selection of the Direction | 13 |
| 5.2 Read Inputs | 13 |
| 5.3 Read / Write outputs | 14 |
| 5.4 Deactivation of ports | 14 |
| 5.5 Level Adjustment | 15 |
| 5.6 IOs in Compatibility Mode | 15 |
| 5.7 Port Addresses | 16 |
| 6. Board Identification | 21 |
| 7. Programming under Windows[®] | 22 |
| 7.1 Installation of the Windows [®] driver | 22 |
| 7.2 Installation of the Windows [®] development files | 22 |
| 7.3 Programming the WITIO-PCIe192 with wasco [®] driver | 25 |
| 7.4 Assignment of the Memory Mapped I/O Addresses..... | 26 |
| 7.5 Compatibility with WITIO-PCI32 ^{Standard} and WITIO-PCI64 ^{Extended} | 27 |
| 8. Accessories | 28 |
| 8.1 Compatible wasco [®] accessories | 28 |
| 8.2 Connecting technique (application examples)..... | 28 |
| 8.3 Component parts for customized assembly..... | 32 |

9. Troubleshooting33

10. Specifications34

11. Product Liability Act.....35

12. Declaration of Conformity37

1. Description

The **wasco**[®] interface card WITIO-PCIe192^{STANDARD} (Boardname: WASCO-PCIe8182) provides 192 digital input or output channels. You can adjust 3,3V or 5V input and output levels by setting jumpers. This card is suitable for input and output applications not requiring galvanic isolation. The 192 input/output channels are programmable to be input or output in groups of eight channels each. The internal data bus of this card is 32 bits organized, each read / write access to the inputs and outputs is 32-bit access. One 68-pin SCSI socket on the slot plate of the board and two 68-pin SCSI sockets with 64 channels each allow connection to the peripherals. The pin assignments of all the connectors of the WITIO-PCIe192^{STANDARD} are in compatibility mode identical to the assignments of the PCI bus cards WITIO-PCI32^{STANDARD} and WITIO-PCI64^{EXTENDED}. A migration to PCIe is thus easily feasible.


2. Installation of the WITIO-PCle192_{STANDARD}

2.1 Installation of the card into your system

Before you insert the WITIO-PCle192 unplug the power cord or make sure, there is no current to/in the computer. Inserting into a running system may cause damaging or destroying not only WITIO-PCle192, but even other already inserted cards of your computer.

Select a free PCIe slot of your computer for then inserting the card. Please refer to the computer's manual for support. Screw the slot plate of the board to the computer housing to avoid a card's coming loose during operation by effects of the cables.

3. Connectors



- CN1: 64 TTL I/Os
- CN2: 64 TTL I/Os
- CN3: 64 TTL I/Os

3.2 Pin assignment of CN1

| | | | | | |
|---------|----|---|---|----|---------|
| CN1 GND | 68 | □ | □ | 34 | CN1 VCC |
| CN1 GND | 67 | □ | □ | 33 | CN1 VCC |
| CN1 PH7 | 66 | □ | □ | 32 | CN1 PH6 |
| CN1 PH5 | 65 | □ | □ | 31 | CN1 PH4 |
| CN1 PH3 | 64 | □ | □ | 30 | CN1 PH2 |
| CN1 PH1 | 63 | □ | □ | 29 | CN1 PH0 |
| CN1 PG7 | 62 | □ | □ | 28 | CN1 PG6 |
| CN1 PG5 | 61 | □ | □ | 27 | CN1 PG4 |
| CN1 PG3 | 60 | □ | □ | 26 | CN1 PG2 |
| CN1 PG1 | 59 | □ | □ | 25 | CN1 PG0 |
| CN1 PF7 | 58 | □ | □ | 24 | CN1 PF6 |
| CN1 PF5 | 57 | □ | □ | 23 | CN1 PF4 |
| CN1 PF3 | 56 | □ | □ | 22 | CN1 PF2 |
| CN1 PF1 | 55 | □ | □ | 21 | CN1 PF0 |
| CN1 PE7 | 54 | □ | □ | 20 | CN1 PE6 |
| CN1 PE5 | 53 | □ | □ | 19 | CN1 PE4 |
| CN1 PE3 | 52 | □ | □ | 18 | CN1 PE2 |
| CN1 PE1 | 51 | □ | □ | 17 | CN1 PE0 |
| CN1 PD7 | 50 | □ | □ | 16 | CN1 PD6 |
| CN1 PD5 | 49 | □ | □ | 15 | CN1 PD4 |
| CN1 PD3 | 48 | □ | □ | 14 | CN1 PD2 |
| CN1 PD1 | 47 | □ | □ | 13 | CN1 PD0 |
| CN1 PC7 | 46 | □ | □ | 12 | CN1 PC6 |
| CN1 PC5 | 45 | □ | □ | 11 | CN1 PC4 |
| CN1 PC3 | 44 | □ | □ | 10 | CN1 PC2 |
| CN1 PC1 | 43 | □ | □ | 9 | CN1 PC0 |
| CN1 PB7 | 42 | □ | □ | 8 | CN1 PB6 |
| CN1 PB5 | 41 | □ | □ | 7 | CN1 PB4 |
| CN1 PB3 | 40 | □ | □ | 6 | CN1 PB2 |
| CN1 PB1 | 39 | □ | □ | 5 | CN1 PB0 |
| CN1 PA7 | 38 | □ | □ | 4 | CN1 PA6 |
| CN1 PA5 | 37 | □ | □ | 3 | CN1 PA4 |
| CN1 PA3 | 36 | □ | □ | 2 | CN1 PA2 |
| CN1 PA1 | 35 | □ | □ | 1 | CN1 PA0 |

Vcc:

Internal voltage supply (+ 5V / +3,3V) of the PCIe card (configurable by JP3),
Never apply an external voltage across this pin.

GND:

Ground connection

3.3 Pin assignment of CN2

| | | | | | |
|---------|----|---|---|----|---------|
| CN2 GND | 68 | □ | □ | 34 | CN2 VCC |
| CN2 GND | 67 | □ | □ | 33 | CN2 VCC |
| CN2 PH7 | 66 | □ | □ | 32 | CN2 PH6 |
| CN2 PH5 | 65 | □ | □ | 31 | CN2 PH4 |
| CN2 PH3 | 64 | □ | □ | 30 | CN2 PH2 |
| CN2 PH1 | 63 | □ | □ | 29 | CN2 PH0 |
| CN2 PG7 | 62 | □ | □ | 28 | CN2 PG6 |
| CN2 PG5 | 61 | □ | □ | 27 | CN2 PG4 |
| CN2 PG3 | 60 | □ | □ | 26 | CN2 PG2 |
| CN2 PG1 | 59 | □ | □ | 25 | CN2 PG0 |
| CN2 PF7 | 58 | □ | □ | 24 | CN2 PF6 |
| CN2 PF5 | 57 | □ | □ | 23 | CN2 PF4 |
| CN2 PF3 | 56 | □ | □ | 22 | CN2 PF2 |
| CN2 PF1 | 55 | □ | □ | 21 | CN2 PF0 |
| CN2 PE7 | 54 | □ | □ | 20 | CN2 PE6 |
| CN2 PE5 | 53 | □ | □ | 19 | CN2 PE4 |
| CN2 PE3 | 52 | □ | □ | 18 | CN2 PE2 |
| CN2 PE1 | 51 | □ | □ | 17 | CN2 PE0 |
| CN2 PD7 | 50 | □ | □ | 16 | CN2 PD6 |
| CN2 PD5 | 49 | □ | □ | 15 | CN2 PD4 |
| CN2 PD3 | 48 | □ | □ | 14 | CN2 PD2 |
| CN2 PD1 | 47 | □ | □ | 13 | CN2 PD0 |
| CN2 PC7 | 46 | □ | □ | 12 | CN2 PC6 |
| CN2 PC5 | 45 | □ | □ | 11 | CN2 PC4 |
| CN2 PC3 | 44 | □ | □ | 10 | CN2 PC2 |
| CN2 PC1 | 43 | □ | □ | 9 | CN2 PC0 |
| CN2 PB7 | 42 | □ | □ | 8 | CN2 PB6 |
| CN2 PB5 | 41 | □ | □ | 7 | CN2 PB4 |
| CN2 PB3 | 40 | □ | □ | 6 | CN2 PB2 |
| CN2 PB1 | 39 | □ | □ | 5 | CN2 PB0 |
| CN2 PA7 | 38 | □ | □ | 4 | CN2 PA6 |
| CN2 PA5 | 37 | □ | □ | 3 | CN2 PA4 |
| CN2 PA3 | 36 | □ | □ | 2 | CN2 PA2 |
| CN2 PA1 | 35 | □ | □ | 1 | CN2 PA0 |

Vcc:

Internal voltage supply (+ 5V / +3,3V) of the PCIe card (configurable by JP4),
Never apply an external voltage across this pin.

GND:

Ground connection

3.4 Pin assignment of CN3

| | | | | | |
|---------|----|---|---|----|---------|
| CN3 GND | 68 | □ | □ | 34 | CN3 VCC |
| CN3 GND | 67 | □ | □ | 33 | CN3 VCC |
| CN3 PH7 | 66 | □ | □ | 32 | CN3 PH6 |
| CN3 PH5 | 65 | □ | □ | 31 | CN3 PH4 |
| CN3 PH3 | 64 | □ | □ | 30 | CN3 PH2 |
| CN3 PH1 | 63 | □ | □ | 29 | CN3 PH0 |
| CN3 PG7 | 62 | □ | □ | 28 | CN3 PG6 |
| CN3 PG5 | 61 | □ | □ | 27 | CN3 PG4 |
| CN3 PG3 | 60 | □ | □ | 26 | CN3 PG2 |
| CN3 PG1 | 59 | □ | □ | 25 | CN3 PG0 |
| CN3 PF7 | 58 | □ | □ | 24 | CN3 PF6 |
| CN3 PF5 | 57 | □ | □ | 23 | CN3 PF4 |
| CN3 PF3 | 56 | □ | □ | 22 | CN3 PF2 |
| CN3 PF1 | 55 | □ | □ | 21 | CN3 PF0 |
| CN3 PE7 | 54 | □ | □ | 20 | CN3 PE6 |
| CN3 PE5 | 53 | □ | □ | 19 | CN3 PE4 |
| CN3 PE3 | 52 | □ | □ | 18 | CN3 PE2 |
| CN3 PE1 | 51 | □ | □ | 17 | CN3 PE0 |
| CN3 PD7 | 50 | □ | □ | 16 | CN3 PD6 |
| CN3 PD5 | 49 | □ | □ | 15 | CN3 PD4 |
| CN3 PD3 | 48 | □ | □ | 14 | CN3 PD2 |
| CN3 PD1 | 47 | □ | □ | 13 | CN3 PD0 |
| CN3 PC7 | 46 | □ | □ | 12 | CN3 PC6 |
| CN3 PC5 | 45 | □ | □ | 11 | CN3 PC4 |
| CN3 PC3 | 44 | □ | □ | 10 | CN3 PC2 |
| CN3 PC1 | 43 | □ | □ | 9 | CN3 PC0 |
| CN3 PB7 | 42 | □ | □ | 8 | CN3 PB6 |
| CN3 PB5 | 41 | □ | □ | 7 | CN3 PB4 |
| CN3 PB3 | 40 | □ | □ | 6 | CN3 PB2 |
| CN3 PB1 | 39 | □ | □ | 5 | CN3 PB0 |
| CN3 PA7 | 38 | □ | □ | 4 | CN3 PA6 |
| CN3 PA5 | 37 | □ | □ | 3 | CN3 PA4 |
| CN3 PA3 | 36 | □ | □ | 2 | CN3 PA2 |
| CN3 PA1 | 35 | □ | □ | 1 | CN3 PA0 |

Vcc:


Internal voltage supply (+ 5V / +3,3V) of the PCIe card (configurable by JP5),
Never apply an external voltage across this pin.

GND:

Ground connection


4. System Components

4.1 Block diagram



4.2 Access to the system components

The hardware components of the WITIO-PCle192 are accessed by reading and writing in Memory Mapped I/O addresses using library functions. The addresses relevant to the WITIO-PCle192 depend on a base address assigned by the BIOS. You can access to the WITIO-PCle192 exclusively in double word access. (Please find more information on this topic in the chapter Programming or in example programs on the supplied CD)



5. 192 Digital Inputs / Outputs

For digital input/output, the WITIO-PCIe192^{Standard} provides three identically constructed connectors with 64 digital IOs each.

These 64 digital IOs are arranged in groups of eight channels each (PortA to PortH). You can configure the direction (input or output) of each port individually via a register access. You can set the input / output level (3.3V/5V) of each connector by setting a jumper.

5.1 Selection of the Direction

The port direction of a connector can be defined by writing to the direction register (DDIRCN1, DDIRCN2 or DDIRCN3). Each bit of the register represents a port of the connector. In the default state, all of the ports are defined to be input (except during compatibility mode).

If the corresponding bit is written 1, the corresponding port is configured as input port, with a 0 as output port.

5.2 Read Inputs

For reading the inputs, always 32 IOs (4 ports) are joined in a 32-Bit register (DIN0CN1, DIN1CN1, DIN0CN2, DIN1CN2, DIN0CN3, DIN1CN3). If not all of the register ports are configured as input, the corresponding areas in the register are undefined and can be hidden in the application program using an AND operation.

0 = LOW at the input pin

1 = HIGH at the input pin

5.3 Read / Write outputs

Writing to the register DOUTyCNx sets the outputs. Each connector has two of these registers (DOUT0CNx und DOUT1CNx), in each of which 32 IO pins (4 ports) join together. If not all of the register ports are configured as output, then only the output ranges in the register are taken into account by the card.

0 = LOW at the output pin (if configured as output)

1 = HIGH at the output pin (if configured as output)

5.4 Deactivation of ports

In order to minimize the power consumption of the card, and to prevent possible interferences on the connector, not used ports and their IOs can be deactivated. If a port is deactivated, all of the IOs are high-impedance. Ports always can be deactivated two by two, that is 16-channel-wise. To do this, set the respective bit of the DENCNx.


0 = port group activated

1 = port group deactivated


(y = Register number, x = Connector number)

5.5 Level Adjustment


You can configure the voltage level for each of the connectors (IOs and VCC-PINs) with +3.3V and +5V. This is done by setting a jumper on the jumper block of the corresponding connector.




JP3 Voltage Level
CN1 +3.3V




JP4 Voltage Level
CN2 +3.3V




JP5 Voltage Level
CN3 +3.3V



JP3 Voltage Level
CN1 +5V



JP4 Voltage Level
CN2 +5V




JP5 Voltage Level
CN3 +5V


5.6 IOs in Compatibility Mode

If required, each of the connectors can operate in compatibility mode. In this mode, the pinout corresponds to the pinout of the cards WITIO-PCI32_{Standard} and WITIO-PCI64_{Extended}. Then, the first 32 IO pins are configured as inputs and the second 32 IO pins as outputs.


For using the compatibility mode of a connector, you have to set the jumper of the respective jumper block as shown below. The registers DDIRCNx are disabled in the case of the compatibility mode.



JP3 Compatibility Mode
CN1



JP4 Compatibility Mode
CN2



JP5 Compatibility Mode
CN3

5.7 Port Addresses

| Offset Address | Register Name | Bit Range | Bits | | | | | | | | | | | | | | | | |
|----------------|---------------|-----------|-------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|------|------------------|
| | | | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | |
| 0x140 | DIN0CN1 | 31:16 | | | | | | | | | | | | | | | | | DIN0CN1 <31:16> |
| | | 15:0 | | | | | | | | | | | | | | | | | DIN0CN1 <15:0> |
| 0x144 | DIN1CN1 | 31:16 | | | | | | | | | | | | | | | | | DIN1CN1 <31:16> |
| | | 15:0 | | | | | | | | | | | | | | | | | DIN1CN1 <15:0> |
| 0x148 | DIN0CN2 | 31:16 | | | | | | | | | | | | | | | | | DIN0CN2 <31:16> |
| | | 15:0 | | | | | | | | | | | | | | | | | DIN0CN2 <15:0> |
| 0x14C | DIN1CN2 | 31:16 | | | | | | | | | | | | | | | | | DIN1CN2 <31:16> |
| | | 15:0 | | | | | | | | | | | | | | | | | DIN1CN2 <15:0> |
| 0x150 | DIN0CN3 | 31:16 | | | | | | | | | | | | | | | | | DIN0CN3 <31:16> |
| | | 15:0 | | | | | | | | | | | | | | | | | DIN0CN3 <15:0> |
| 0x154 | DIN1CN3 | 31:16 | | | | | | | | | | | | | | | | | DIN1CN3 <31:16> |
| | | 15:0 | | | | | | | | | | | | | | | | | DIN1CN3 <15:0> |
| 0x160 | DOUT0CN1 | 31:16 | | | | | | | | | | | | | | | | | DOUT0CN1 <31:16> |
| | | 15:0 | | | | | | | | | | | | | | | | | DOUT0CN1 <15:0> |
| 0x164 | DOUT1CN1 | 31:16 | | | | | | | | | | | | | | | | | DOUT1CN1 <31:16> |
| | | 15:0 | | | | | | | | | | | | | | | | | DOUT1CN1 <15:0> |
| 0x168 | DOUT0CN2 | 31:16 | | | | | | | | | | | | | | | | | DOUT0CN2 <31:16> |
| | | 15:0 | | | | | | | | | | | | | | | | | DOUT0CN2 <15:0> |
| 0x16C | DOUT1CN2 | 31:16 | | | | | | | | | | | | | | | | | DOUT1CN2 <31:16> |
| | | 15:0 | | | | | | | | | | | | | | | | | DOUT1CN2 <15:0> |
| 0x170 | DOUT0CN3 | 31:16 | | | | | | | | | | | | | | | | | DOUT0CN3 <31:16> |
| | | 15:0 | | | | | | | | | | | | | | | | | DOUT0CN3 <15:0> |
| 0x174 | DOUT1CN3 | 31:16 | | | | | | | | | | | | | | | | | DOUT1CN3 <31:16> |
| | | 15:0 | | | | | | | | | | | | | | | | | DOUT1CN3 <15:0> |

| Offset-Adresse | Register Name | Bit Range | Bits | | | | | | | | | | | | | | | |
|----------------|---------------|-----------|--------------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|------|
| | | | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 |
| 0x180 | DDIRC�1 | 31:16 | reserved (*) | | | | | | | | | | | | | | | |
| | | 15:0 | reserved (*) | | | | | | | | | | | | | | | |
| 0x184 | DDIRC�2 | 31:16 | reserved (*) | | | | | | | | | | | | | | | |
| | | 15:0 | reserved (*) | | | | | | | | | | | | | | | |
| 0x188 | DDIRC�3 | 31:16 | reserved (*) | | | | | | | | | | | | | | | |
| | | 15:0 | reserved (*) | | | | | | | | | | | | | | | |
| 0x190 | ENC�1 | 31:16 | reserved (*) | | | | | | | | | | | | | | | |
| | | 15:0 | reserved (*) | | | | | | | | | | | | | | | |
| 0x194 | ENC�2 | 31:16 | reserved (*) | | | | | | | | | | | | | | | |
| | | 15:0 | reserved (*) | | | | | | | | | | | | | | | |
| 0x198 | ENC�3 | 31:16 | reserved (*) | | | | | | | | | | | | | | | |
| | | 15:0 | reserved (*) | | | | | | | | | | | | | | | |

(*) reserved area has to be assigned 0

Register DIN0CNx (x = number of the connector):

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|-----------------------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24 | R | | | | | | | |
| | DIN0CNx <31:24> (PD7 : PD0) | | | | | | | |
| 23:16 | R | | | | | | | |
| | DIN0CNx <23:16> (PC7 : PC0) | | | | | | | |
| 15:8 | R | | | | | | | |
| | DIN0CNx <15:8> (PB7 : PB0) | | | | | | | |
| 7:0 | R | | | | | | | |
| | DIN0CNx <7:0> (PA7 : PA0) | | | | | | | |

Bit 31 - 24 DIN0CNx <31:24> Port D Inputs PD7 to PD0 of the connector

Bit 23 - 16 DIN0CNx <23:16> Port C Inputs PC7 to PC0 of the connector

Bit 15 - 8 DIN0CNx <15:8> Port B Inputs PB7 to PB0 of the connector

Bit 7 - 0 DIN0CNx <7:0> Port A Inputs PA7 to PA0 of the connector

Register DIN1CNx (x = number of the connector):

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|-----------------------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24 | R | | | | | | | |
| | DIN1CNx <31:24> (PH7 : PH0) | | | | | | | |
| 23:16 | R | | | | | | | |
| | DIN1CNx <23:16> (PG7 : PG0) | | | | | | | |
| 15:8 | R | | | | | | | |
| | DIN1CNx <15:8> (PF7 : PF0) | | | | | | | |
| 7:0 | R | | | | | | | |
| | DIN1CNx <7:0> (PE7 : PE0) | | | | | | | |

Bit 31 - 24 DIN1CNx <31:24> Port H Inputs PH7 to PH0 of the connector

Bit 23 - 16 DIN1CNx <23:16> Port G Inputs PG7 to PG0 of the connector

Bit 15 - 8 DIN1CNx <15:8> Port F Inputs PF7 to PF0 of the connector

Bit 7 - 0 DIN1CNx <7:0> Port E Inputs PE7 to PE0 of the connector

Register DOUT0CNx (x = number of the connector):

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|------------------------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24 | R/W | | | | | | | |
| | DOUT0CNx <31:24> (PD7 : PD0) | | | | | | | |
| 23:16 | R/W | | | | | | | |
| | DOUT0CNx <23:16> (PC7 : PC0) | | | | | | | |
| 15:8 | R/W | | | | | | | |
| | DOUT0CNx <15:8> (PB7 : PB0) | | | | | | | |
| 7:0 | R/W | | | | | | | |
| | DOUT0CNx <7:0> (PA7 : PA0) | | | | | | | |

Bit 31 - 24 DOUT0CNx <31:24> Port D Inputs PD7 to PD0 of the connector

Bit 23 - 16 DOUT0CNx <23:16> Port C Inputs PC7 to PC0 of the connector

Bit 15 - 8 DOUT0CNx <15:8> Port B Inputs PB7 to PB0 of the connector

Bit 7 - 0 DOUT0CNx <7:0> Port A Inputs PA7 to PA0 of the connector

Register DOUT1CNx (x = number of the connector):

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|------------------------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24 | R/W | | | | | | | |
| | DOUT1CNx <31:24> (PH7 : PH0) | | | | | | | |
| 23:16 | R/W | | | | | | | |
| | DOUT1CNx <23:16> (PG7 : PG0) | | | | | | | |
| 15:8 | R/W | | | | | | | |
| | DOUT1CNx <15:8> (PF7 : PF0) | | | | | | | |
| 7:0 | R/W | | | | | | | |
| | DOUT1CNx <7:0> (PE7 : PE0) | | | | | | | |

Bit 31 - 24 DOUT1CNx <31:24> Port H Inputs PH7 to PH0 of the connector

Bit 23 - 16 DOUT1CNx <23:16> Port G Inputs PG7 to PG0 of the connector

Bit 15 - 8 DOUT1CNx <15:8> Port F Inputs PF7 to PF0 of the connector

Bit 7 - 0 DOUT1CNx <7:0> Port E Inputs PE7 to PE0 of the connector

Register DDIRCNx (x = number of the connector):

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24 | U | | | | | | | |
| | reserved | | | | | | | |
| 23:16 | U | | | | | | | |
| | reserved | | | | | | | |
| 15:8 | U | | | | | | | |
| | reserved | | | | | | | |
| 7:0 | R/W | | | | | | | |
| | DDIRCnx <7:0> | | | | | | | |

Bit 31 - 8 reserved (value 0 is to be written)

Bit 7 - 0 DDIRCNx <7:0> (default = 1)

0 = IO PIN configured as output

1 = IO PIN configured as input

DDIRCnx <0> = Port A, DDIRCNx <1> = Port B,

DDIRCnx <2> = Port C, DDIRCNx <3> = Port D,

DDIRCnx <4> = Port E, DDIRCNx <5> = Port F,

DDIRCnx <6> = Port G, DDIRCNx <7> = Port H

Register DENCNx (x = number of the connector):

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24 | U | | | | | | | |
| | reserved | | | | | | | |
| 23:16 | U | | | | | | | |
| | reserved | | | | | | | |
| 15:8 | U | | | | | | | |
| | reserved | | | | | | | |
| 7:0 | U | | | | R/W | | | |
| | reserved | | | | DENCnx <3:0> | | | |

Bit 31 - 4 reserved (value 0 is to be written)

Bit 3 - 0 DENCNx <3:0> (default = 0)

0 = enable port groups

1 = disable port groups


DENCnx <0> = Port A + Port B

DENCnx <1> = Port C + Port D

DENCnx <2> = Port E + Port F

DENCnx <3> = Port G + Port H

6. Board Identification



The board identification is used to differentiate between several PC cards of the same type on the computer. This is done by a jumper block, which can be read by software.


The board identification to be read consists of one Byte (8 Bit) and is structured as follows:

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------------|---|---|---|---|---|---|---|---|
| Jumper | | | | 5 | 4 | 3 | 2 | 1 |
| Board ID Register | 0 | 0 | 0 | x | x | x | x | x |

„x“ is „1“, if the jumper is set, otherwise „0“

The jumper setting of the jumper block JP1 can be read out by means of the read command. The unused bits are basically „0“, a set jumper is read as „1“.

E.g



Result of the read command: \$05


7. Programming under Windows[®]


7.1 Installation of the Windows[®] driver

In order to implement the card under Windows[®], it is necessary to install a special driver, which allows access to the card. The operating system under Windows[®] 10, 8 and 7 automatically reports after starting the PC, that a new hardware component has been found. In this case, insert the data medium and instruct to the system to install the driver files herefrom. If the operating system does not respond, the driver also can be installed in the Device Manager.

7.2 Installation of the Windows[®] development files


For installation of the development files, please run the file „Setup.exe“ in the folder driver on the accompanying CD and follow the installation instructions.






Once the driver and development files have been installed completely, you will find an icon in the control panel of your computer to localize all **wasco®** PCI and PCIe cards available in the system.

Start the card query by double clicking on the "wasco®" Icon. The following window appears (A WASCO-PCIe8117 was used here as an example)



If your card has been detected in the system, the board name WASCO-PCIe8182, Board-ID, I/O address as well as the possible interrupt number of the respective card are displayed in this window. Furthermore, the driver version and the location of the driver file can be queried via the „Information“ tab.

If your card was not detected, following error message will be displayed:



Please find more about the possible causes in the chapter Troubleshooting.

7.3 Programming the WITIO-PCIe192 with **wasco**® driver

After installing development files of Kithara by means of the setup program the folder `.../wasco/` contains of the relevant development files and the sample programs. Further sample programs specified for access to the WITIO-PCIe192, you can find on the enclosed CD or please visit our homepage.

Programming the hardware components of the WITIO-PCIe192 is realized by access to Memory Mapped I/O addresses which depend on the base address assigned by the system's BIOS for the WITIO-PCIe192. Find a more detailed description for programming in the driver documentation.

7.4 Assignment of the Memory Mapped I/O Addresses

The Memory Mapped I/O addresses of the single hardware components depend on the base address, as shown in following table using a few examples:

| Port/Register | BA + Offset | RD/WR |
|--|-------------|-------|
| read first 32 inputs of CN1 (PD7..PD0, PC7..PC0, PB7..PB0, PA7..PA0) | BA + \$140 | RD |
| read second 32 inputs of CN1 (PH7..PH0, PG7..PG0, PF7..F0, PE7..PE0) | BA + \$144 | RD |
| read/write first 32 outputs of CN1 (PD7..PD0, PC7..PC0, PB7..PB0, PA7..PA0) | BA + \$160 | RD/WR |
| read/write second 32 outputs of CN1 (PH7..PH0, PG7..PG0, PF7..F0, PE7..PE0) | BA + \$164 | RD/WR |
| Board Identification | BA+ \$3E0 | RD |

7.5 Compatibility with WITIO-PCI32^{Standard} and WITIO-PCI64^{Extended}

When developing the WITIO-PCIe192^{Standard} special attention was paid to the easiest possible migration of the WITIO-PCI32^{Standard} and WITIO-PCI64^{Extended}. For this purpose, the pin assignment of the CN1, CN2 and CN3 matches to those of the two PCI cards, upon need. To migrate in a very simple way, set the compatibility jumper of the respective connector (see chapter 5.6). This defines the first 32 IOs of the connectors as inputs and the second 32 IOs as outputs. In this mode, the direction register has no effect on the direction of the IOs.

What has changed or what needs to be changed for PCIe board:

1. The board name is „WASCO-PCIe8182“
2. The functions to access to the port addresses for the PCIe board are „wasco_outputPCIeD“ and „wasco_inputPCIeD“
3. The offsets to access to the Memory Mapped I/O addresses have changed

| | |
|--------------------------------|------------------|
| TTL input portA (DIN00...31) | BA + \$140 (CN1) |
| | BA + \$148 (CN2) |
| | BA + \$150 (CN3) |
| TTL output portB (DOUT00...31) | BA + \$164 (CN1) |
| | BA + \$160 (CN2) |
| | BA + \$174 (CN3) |

(Unchanged constants are usable for PCI cards only).


4. The setting of jumper block JP1 can be queried via an additional address. The jumper can be used, for example, for the identification of the WITIO-PCIe192^{STANDARD} in case your computer registers several cards in the PC.



8. Accessories



8.1 Compatible **wasco**[®] accessories



| Connecting parts | EDP No. |
|---|----------|
| PDB68F23DS68 Plugged ribbon cable | A-498500 |
| DS68R200DS68 Connecting wire (2 meters) | A-492400 |
| DS68R500DS68 Connecting wire (5 meters) | A-492800 |
| KMDB-68 Connecting Board | A-494800 |
| KM-OPTOIN-32 Optocoupler module | A-483600 |
| KM-OPTOOUT-32 Optocoupler module | A-484600 |
| KM-PREL-16 Relais module | A-485400 |
| KM-REL-8 Relais module | A-486200 |
| KM-VB-5 Connection module | A-488200 |

8.2 Connecting technique (application examples)









8.3 Component parts for customized assembly

| Connection parts | EDP-No. |
|--|----------------|
| SCSI-II plug 68-pin for flat ribbon cable | A-553200 |
| SCSI-II socket 68-pin for flat ribbon cable | A-557200 |
| SCSI-II plug 68-pin for solder connection | A-555340 |
| Slot plate with cutout for male/female connector 68-pin | A-577800 |
| Flat ribbon cable 68-pin | A-572800 |

9. Troubleshooting

Following you can find a brief compilation of the most common known causes of errors that may occur during starting-up or while running the WITIO-PCIe192.

Please check these points before you contact your dealer or distributor to solve your problem:

- 1st Is WITIO-PCIe192 properly inserted to the connector ?
- 2nd Are all cable connections all right?
- 3rd Did your system detect the card correctly?
Please check all settings of your computer or contact your system administrator. (As this are BIOS settings of the computer we cannot expand on this issue. We refer to your system manual.)
- 4th Did you install the latest driver version for the **wasco**[®] drivers?
Updates you can find here: <http://www.messcomp.com>

10. Specifications

Inputs / Outputs

Channels: 192

Output level 3.3V/5V, adjustable by jumpers

Output current: 5 mA per channel

Programmable in 8-Bit-groups as input or output

Connection plug

3 * 68pin SCSI socket

Bus system

32 Bit PCIe-Bus

(Internal Data access 32Bit)

Dimensions of the board

137 mm x 111 mm (l x h)

Others

Protection and Control LEDs for power supply

11. Product Liability Act

Information on Product Liability

The Product Liability Act (Act on Liability for Defective Products - ProdHaftG) in Germany regulates the manufacturer's liability for damages caused by defective products.

The obligation to pay compensation may already exist, if the product's presentation could cause a misconception of safety to a non-commercial end-user and also if the end-user is expected not to observe the necessary safety instructions when handling this product.

It must therefore always be shown, that the non-commercial end-user was made familiar with the safety rules.

In the interest of safety, please always advise your non-commercial customers of the following safety instructions:

Safety Instructions

The valid VDE regulations must be observed, when handling products that come into contact with electrical voltage.

Particular attention must be paid to the regulations:
VDE100; VDE0550/0551; VDE0700; VDE0711; VDE0860.

You receive the VDE regulations at:
Vde-Verlag GmbH
Bismarckstr. 33
10625 Berlin
Germany

* unplug the power plug before you open the unit or make sure, there is no current to/in the unit.

* You only may start up any components, boards or equipment, if they have been installed in a touch-proof casing before. During installation, the the equipment must be de-energized.

* Make sure that the device is disconnected from the power supply before using any tools on any components, boards or equipment. Any electric charges stored in components in the device are to be discharged prior.

* Live cables or wires, which are connected with the unit, the components or the boards, must be examined for insulation faults or breaks. In case of any defect the device must be taken out of service immediately, until the defective lines have been replaced.

* When using components or circuit boards you must strictly comply with the characteristic specifications for electrical parameters stated in the relevant description.

* As a non-commercial end-user, if it is not clear whether or not the electrical characteristic specifications given in the provided description apply to a component, you must consult a specialist.

Furthermore, the compliance with construction and safety regulations of all kinds (VDE, TÜV, industrial injuries corporation, etc.) is subject to the user/customer.

12. Declaration of Conformity

This is to certify, that the CE marked product

WITIO-PCle192^{STANDARD}
EDP Number A-864600

comply with the requirements of the relevant EMC directives 2014/30/EU. This declaration will lose its validity, if the instructions given in this manual for the intended use of the products are not fully complied with.

The following standards were considered:

EN 55011: 2009 + A1. 2010 (Group 1, Class A)

EN 55022: 2010 / AC: 2011

EN 55024: 2010

EN 61000-6-4: 2007 + A1: 2011

EN 61000-6-2: 2005 / AC: 2005

(EN 6100-4-2: 2008; EN 6100-4-3: 2006 + A1: 2007 + A2; EN 6100-4-4: 2012;
EN 6100-4-5: 2014; EN 6100-4-6: 2013; EN 6100-4-8: 2009; EN 6100-4-11: 2004)

The following manufacturer is responsible for this declaration:

Messcomp Datentechnik GmbH
Neudecker Str. 11
83512 Wasserburg

submitted by

Dipl.Ing.(FH) Hans Schnellhammer

Wasserburg, 26.09.2017



Reference system for intended use

This PC expansion card is not a stand-alone device. The CE-conformity only can be assessed when using additional computer components simultaneously. Thus the information to the CE conformity exclusively refers to the following reference system for the intended use of the PC expansion card:

| | | |
|------------------|-----------------------------------|---|
| Control Cabinet: | Vero IMRAK 3400 | 804-530061C 802-563424J 802-561589J |
| 19" Casing: | Vero PC Casing | 145-010108L |
| 19" Casing: | Additional Electronics | 519-112111C |
| Motherboard: | ASUS P5G41-M LE | |
| Interface: | WITIO-PCIe192 _{STANDARD} | A-864600 |